SHEET 1 OF 3

	INFC	RMATION CITATION APPLICA	N IN AN	SURE	ATTY. DOCKET NO. 43876-158	O.	SERIAL NO. Continuation No. 10/64	tion of S rial 6,787	
					APPLICANT HANSEN, et al.				
		(PTO-1	449)		FILING DATE January 16, 2	004	GROUP To be ass	signed	
			· U	I.S. PATENT	DOCUMENTS	·.	-		
EXAM INIT		PATENT NO.	DATE	N	IAME	CLASS	SUBCLASS	FILING DATE	
12	4,025,772 05/24			Constant		022100	GODCLASS		
	, /	4,489393	12/18/84	Kawahara, et	al.				
		4,701,875	10/20/87	Konishi, et al					
		4,727,505	02/23/88	Konishi, et al			<u> </u>		
		4,876,660	10/24/89	Owens, et al.					
		4,893,267	01/09/90	Alsup, et al.					
		4,956,801	09/11/90	Priem et al.	-	-			
		4,969,118	11/06/90	Montoye, et a	al.				
		4,975,868	12/04/90	Freerksen					
		5,032,865	07/16/91	Schlunt					
		5,157,388	10/20/92	Kohn					
		5,201,056	04/06/93	Daniel, et al.		·			
		5,268,855	12/07/93	Mason, et al.					
12	J	5,268,995	12/07/93	Diefendorff,	et al.				
			FOR	EIGN PATE	NT DOCUMEN	TS	·•		
EXAMI INITI		PATENT NO.	DATE	CO	UNTRY	CLASS	SUBCLASS	Translation	
	- Contract							Yes No	
					Title, Date, Per				
1/	1	Jim Lawson, P	ixar San Raf	fael, California	•			-	
Organization of the Motorola 88110 Superscalar RISC Microprocessor, Keith Diefendorff and Michael Allen, IEEE Micro. April 1992, 40-63									
		Microprocesso Lead with Pow	r Report, Vo	olume 7 Numb y Superscalar	er 13, October 4, CPU in MCM A	1993, II	BM Regains	Performance 92.	
IBM Creates PowerPC Processors for AS/400, Two New CPU's Implement 64-Bit Powith Extensions by Linley Gwennap, Microprocessor Report July 31, 1995, 15-16							-Bit Power PC		
		, /							
EXAM	IINER	Les-	9	D	ATE CONSIDER	ED /	11/06		

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

WDC99 864143-1.043876.0458

INFC	RMATION CITATION APPLIC	N IN AN	SURE	ATTY. DOCKET N 43876-158	0.	SERIAL NO. Continuation of S rial No. 10/646,787			
				APPLICANT HANSEN, et a	al.				
	(PTO-1	· · · · · · · · · · · · · · · · · · ·		FILING DATE January 16, 2004 GROUP To be assigned			d		
		Ţ	J.S. PATENT	DOCUMENTS					
EXAMINER'S INITIALS	EXAMINER'S INITIALS PATENT NO. DATE			IAME	CLASS	SUBCLASS	.FII	LING DATE	
12	5,408,581 04/18/95 Suzuki, et al.						 		
1/	5,423,051	06/06/95	Fuller, et al.						
	5,426,600	06/20/95	Nakagawa, e	t al.		<u> </u>			
	5,500,811	03/19/96	Corry						
	5,557,724	09/17/96	Sampat, et al	•					
	5,588,152	12/24/96	Dapp, et al.						
	5,592,405	01/07/97	Gove, et al.					 	
	5,640,543	06/17/97	Farrell, et al.						
	5,642,306	06/24/97	Mennemeier,	et al.					
	5,666,298	09/09/97	Peleg, et al.				 		
	5,669,010	09/16/97	Duluk, Jr.						
	5,673,407	09/30/97	Poland, et al.						
	5,675,526	10/07/97	Peleg, et al.						
14-57	5,680,338	10/21/97	Agarwal, et a	1.					
		FOR	EIGN PATE	NT DOCUMEN	TS				
EXAMINER'S INITIALS	PATENT NO.	DATE	со	UNTRY	CLASS	SUBCLASS	Yes	Translation No	
10,	0 474 246 A2	06/09/91	EP	-			162	140	
45)	0 654 733 A1	05/07/94	EP		<u> </u>				
	·		<u> </u>	Title, Date, Per	tinent P	ages, Etc.)	L		
1		truction Set	(VIS) in Ultra	SPARTM, L. Koh			Fremb	ay, A.	
. /	Osborne McGraw-Hill, i860тм Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn, 1990, 8-10; 171-175; 182-183								
A General-Purpose Array Processor for Seismic Processing, Nov-Dec. Revisiting past digital signal processor technology, Don Shaver- Jan-N							8, 5-26		
12	Ruby B. Lee, "Accelerating Multimedia with Enhanced Microprocessors", IEEE Micro, April 1995, 22-32.								
EXAMINER	, ,	2		ATE CONSIDER	ED Z	F/11/0	Ь		

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

WDC99 864144-1.043876.0158

	INFC	ORMATION CITATION APPLICA	N IN AN	SURE	ATTY. DOCKET N 43876-158	O.	SERIAL NO. Continuat No. 10/640	tion of S ria 6,787	.	
					APPLICANT HANSEN, et al.					
		(PTO-1	1449)		FILING DATE January 16, 2	2004	GROUP	lanad		
	<u>.</u>	· · · · · · · · · · · · · · · · · · ·		I.S. PATENT	DOCUMENTS		To be ass			
	EXAMINER'S				3		· 	FILING DATE		
INITI	IALS	PATENT NO.	02/24/98		VAME	CLASS	SUBCLASS			
11	//	5,721,892	03/31/98	Peleg, et al. Van Hook, et		 	 			
	 			Dulong, et al			-			
						 	 			
	 	5,802,336	09/01/98	Agarwal, et a Peleg, et al.	<u> </u>	├				
	 	5,809,292	09/01/98	Wilkinson, et	t al	<u> </u>	 			
	<u> </u>	5,818,739	10/06/98	Peleg, et al.	. ai.	-	<u> </u>			
 		5,825,677	10/20/98	Agarwal, et a	.1	 	 			
 		5,835,782	11/10/98	Chu Lin, et a		 	 			
		5,886,732	03/23/99	Humpleman	1.	 	 			
 		5,922,066	07/13/99	Cho, et al.		 	ļ			
- 		5,983,257	11/09/99	Dulong, et al.		 				
\vdash		6,016,538	01/18/00	Guttag, et al.	·	 	-			
-+		6,092,094	07/18/00	Ireton		 				
14		6,401,194 B1		Nguyen, et al		 	-			
//	/	0,401,194 B1			NT DOCUMEN	IPC.				
EXAMI				LIGITALE	NI DOCUMEN	T.S	Ti	Translation	·	
ÍNITI	ALS	PATENT NO.	DATE	CO	UNTRY	CLASS	SUBCLASS	Yes No		
						 		10		
					<u> </u>		 			
		OTHER	ART (Inch	iding Author,	Title, Date, Per	tinent P	ages, Etc.)		· į.,.	
				-						
		_								
		, 1								
EXAM	IINER	/ Ven	9_	<u>ラ</u> D.	ATE CONSIDER	ED /	4/11/	06		
EXAM	TINER	They	9_		ATE CONSIDER	RED ,		, ob		

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

WDC99 864145-1.043876.0158

13.- 1/16/04

SHEET 1 OF 1 INFORMATION DISCLOSURE ATTY. DOCKET NO. SERIAL NO. 43876-158 Continuation of Serial No. CITATION IN AN 10/646,787 APPLICATION **APPLICANT** Craig HANSEN, et al. GROUP FILING DATE (PTO-1449) January 16, 2004 To be assigned U.S. PATENT DOCUMENTS **EXAMINER'S Document Number** Publication Date Name of Patentee or Applicant of Cited Pages, Columns, Lines, Where Relevant INITIALS MM-DD-YYYY CITE Number-Kind Codes (# known) Document Passages or Relevant Figures Appear 4,785,393 11/15/1988 Chu et al. US 03/21/1989 4,814,976 Craig C. Hansen, et al. US 07/09/1991 5,031,135 Patel US 5,280,598 01/1994 Osaki et al. LIS 5,481,686 01/02/1996 Dockser US 5,487,024 01/1996 Girardeau Jr. บร 5 600 814 02/1997 Gahan et al. US 5,740,093 04/14/1998 Sharangpani ÜS 5,742,840 04/21/1998 Hansen et al US 5,768,546 06/1998 Kwon US 5,898,849 04/27/1999 Tran us 5,996,057 11/30/1999 Hunter L. Scales, III, et al. US 6.041,404 03/21/2000 Patrice Roussel, etla. US 6.052.769 04/18/2000 Thomas R. Huff, et al US 6.173.393 B1 01/09/2001 Salvador Palanca, et al. UŞ 6,275,834 B1 08/14/2001 Derrick Chu Lin, et al US 6,295,599 09/2001 Hansen et al. FOREIGN PATENT DOCUMENTS EXAMINE Foreign Patent Document Publication Date Name of Patentee or Applicant Pages, Columns, Lines Translation INITIA Country Codes - Number 4 - Kind MM-DD-YYYY of Cited Document Where Relevant Figures Codes (if known) Appear Yes No OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.) **EXAMINER'S** Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, INITIALS serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. CITE IEEE Draft Standard for "Scalable Coherent Interface-Low-Voltage Differential Signal Specifications And Packet Encoding", IEEE Standards Department, P1596.3/D0.15 (March 1992) IEEE Draft Standard for "High-Bandwidth Memory Interface Based on SCI Signaling Technology (RamLink)", IEEE Standards Department, Draft 1.25 IEEE P1596.4-199X (May 1995) IBM, "The PowerPC Architecture: A Specification For A New Family of Risc Processors", 2nd Ed., Morgan Kaufmann Publishers, Inc., (1994) Hewjett-Packard Co., "PA-RISC 1.1 Architecture and Instruction Set", Manual Part No. 09740-90039, (1990). MIPS Computer Systems, Inc., "MIPS R4000 User's Manual", Mfg. Part No. M8-00040, (1990).

/ EXAMMER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

06

Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

EXAMINER

SHEET 1 OF 1

INFO	CIT	[AT]	ON DISCLOS ION IN AN ICATION	SURE	ATTY. DOCKET NO. 43876-158 SERIAL NO. Continuation of Serial N 10/646,787				erial No.		
					APPLICANT Craig HANSEN et al						
		(PT	O-1449)		FILING DATE Jan. 16, 2004		GROUP To be ass	igned			
				U.S. PATENT	DOCUMENTS						
EXAMINER'S INITIALS				Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Pages, Columns, Lines, N Relevant Passages or Re Figures Appear			es or Relevant			
17		US	5,819,101	10/6/1998	Alexander Peleg	, et al		-	<u> </u>		
		US	5,881,275	3/9/1999	Alexander Peleg	, et al					
		US	6,119,216	9/12/2000	Alexander Peleg	, et al			-		
		US	6,516,406	2/4/2003	Alexander Peleg	, et al					
		US	6,539,467	3/25/2003	Timothy D. Anderso	on, et a					
		US	6,574,724	6/3/2003	David Hoyle, e	t al					
		US	6,631,389 B2	10/7/2003	Derrick Chu Lin,	et al					
		US									
		US	 ·	<u> </u>		-					
		US									
		<u> </u>	·	FOREIGN PATI	ENT DOCUMENTS	1.	1				
EXAMINER'S INITIALS	CITE NO.		ign Patent Document try Codes -Number 4 -Kind Codes (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Whe	Columns, Lines re Relevant res Appear	Translation			
· · · · · · · · · · · · · · · · · · ·		ļ			· · · · · · · · · · · · · · · · · · ·			Yes	No		
		 						ļ	· · · · · · · · · · · · · · · · · · ·		
		╁			 - · <u></u>						
								<u> </u>			
<u> </u>											
EXAMINER'S		Include			Title, Date, Pertinent Pages, Et title of the article (when approp		4 Ab - 14 (b -	-1			
INITIALS	CITE NO.	journal publish	i, senai, symposium, cata	alog, etc.), date, page	(when appropries), volume-issue number(s), pr	ublisher, c	e of the item (bo city and/or count	ry where	e, 		
ļ											
	 .	├			· · · · · · · · · · · · · · · · · · ·						
/		 		<u> </u>							
le	y_		MINER		4/11/01	/	DNSIDERED		1		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

WDC99 866514-1.043876.0158

00

PTO/SB/08a 07-05)
Approved for use through 07/31/2006. OMB 0651-0031
U. S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE ction of information unless it displays a valid OMB control number.

Substitute for	form 1449A/PTO				Complete if Known	
INFOL) N	N DICCI	OCTIDE	Application Number	10/757.925	
			LOSURE	Filing Date	January 16, 2004	
STATE	MENT E	BY APPL	ICANT	First Named Inventor	Craig C. HANSEN, et al.	
				Group Art Unit	2183	
(use as man)	y sheets as nec	essary)		Examiner Name	CHAN, EDDIE P	
Sheet	1	, of	10	Attorney Docket Number	43876-158	

		·	U.S. PATENT	DOCUMENTS	
Examiner Initials*	Cite No.	Document Number Number-Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	AA	US-4,852,098	07/25/1989	Brechard, et al.	
V	AB	US-4,875,161	10/17/1989	Lahti, et al.	
	AC	US-4,949,294	08/14/1990	Wambergue, et al.	
	AD	US-4,953,073	08/28/1990	Moussouris, et al.	
	AE	US-4,959,779	09/25/1990	Weber, et al.	
	AF	US-5,081,698	01/14/1992	Kohn	
	AG	US-5,113,506	05/12/1992	Moussouris, et al.	
	AH	US-5,155,816	10/13/1992	Kohn	
	Αl	US-5,161,247	11/03/1992	Murakami, et al.	
	ΑJ	US-5,179,651	01/12/1993	Taaffe, et al.	•
	AK	US-5,231,646	07/27/1993	Heath, et al.	
	AL	US-5,233,690	08/03/1993	Sherlock, et al.	
	AM	US-5,241,636	08/31/1993	Kohn	
	AN	US-5,280,598	01/18/1994	Osaki, et al.	
	AO	US-5,487,024	01/23/1996	Girardeau, Jr.	
	AP	US-5,515,520	05/07/1996	Hatta, et al.	
	AQ	US-5,533,185	07/02/1996	Lentz, et al.	
- 1	AR	US-5,590,365	12/31/1996	lde, et al.	
	As	US-5,600,814	02/04/1997	Gahan, et al.	

		FO	REIGN PATENT DO	CUMENTS		
Examiner	Cite	Foreign Patent Document				Τ°
Initials*	No.	Country Code ³ Number ⁴ Kind Code ³ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where RelevantPassages or Relevant Figures Appear	
$H \rightarrow I$	AT	WO 93/11 5 00				

	 	<u>/</u>				
Examiner Signature	Le	-	Date Considered	4/1	186	

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.uspto.jov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard St.16 if possible. 6 Applicant is to place a check mark here if English language translation is attached. The collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

				Complete if Known			
Substitute	for form 1449B/PTO			Application Number	10/757,925		
IN	FORMATIO	N DISC	LOSURE	Filing Date	January 16, 2004		
S	TATEMENT I	BY APP	LICANT	First Named Inventor	Craig C. HANSEN, et al.		
				Group Art Unit	2183		
	(use as many sh	eets as nec	essary)	Examiner Name	CHAN, EDDIE P		
Sheet	2	of	10	Attorney Docket Number	43876-158		

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T ²
(A)	AU	IEEE Draft Standard for "Scalable Coherent Interface-Low-Voltage Differential Signal Specifications and Packet Encoding", IEEE Standards Department, P1596.3/D0.15 (Mar. 1992) (50006DOC018530 - 563)	
X	AV	IEEE Draft Standard for "High-Bandwidth Memory Interface Based on SCI Signaling Technology (RamLink)," IEEE Standards Department, Draft 1.25 IEEE P1596.4-199X (May 1995) (50006DOC018413 – 529)	
	AW	Gerry Kane et al., "MIPS RISC Architecture," Prentice Hall (1995) (50006DOC018576 -848)	
	AX	IBM, "The PowerPC Architecture: A Specification For A New Family of RISC Processors," 2nd Ed., Morgan Kaufmann Publishers, Inc., (1994) (50006DOC019229 – 767)	
	AY	Hewlett-Packard Co., "PA-RISC 1.1 Architecture and Instruction Set," Manual Part No. 09740-90039, (1990) (50006DOC018849 – 19228)	
	AZ	MIPS Computer Systems, Inc., "MIPS R4000 User's Manual," Mfg. Part No. M8-00040, (1990) (50006DOC017026 - 621)	
	BA	i860 TM Microprocessor Architecture, Neal Margulis, Foreword by Les Kohn	
	BB	Gove, "The MVP: A Highly-Integrated Video Compression Chip," IEEE Data Compression Conference, pp. 215-24 (March 1994) (51056DOC000891 – 900)	
	ВС	Gove, "The Multimedia Video Processor (MVP): A Chip Architecture for Advanced DSP Applications," IEEE DSP Workshop, pp. 27-30 (October 2-5, 1994) (51056DOC015452 – 455)	
	BD	Guttag et al., "A Single-Chip Multiprocessor for Multimedia: The MVP," IEEE Computer Graphics & Applications, pp. 53-64 (November 1992) (51056DOC000913 – 924)	
	BE	Lee et al., "MediaStation 5000: Integrating Video and Audio," IEEE Multimedia pp. 50-61 (Summer 1994) (51056DOC000901 - 912)	
	BF	TMS320C80 (MVP) Parallel Processor User's Guide, Texas Instruments (March 1995) (51056DOC003744 – 4437)	
	BG	TMS320C80 (MVP) Master Processor User's Guide, Texas Instruments (March 1995) (51056DOC000925 – 957)	
	ВН	Bass et al., "The PA 7100LC Microprocessor: A Case Study of IC Design Decisions in a Competitive Environment," Hewlett-Packard Journal, Vol. 46, No. 2, pp. 12-22 (April 1995) (51056DOC059283 – 289)	
	BI	Bowers et al., "Development of a Low-Cost, High Performance, Multiuser Business Server System," Hewlett-Packard Journal, Vol. 46, No. 2, p. 79 (April 1995) (51056DOC059277 – 282)	
	Bl	Gwennap, "New PA-RISC Processor Decodes MPEG Video: Hewlett-Packard's PA-7100LC Uses New Instructions to Eliminate Decoder Chip," Microprocessor Report, pp. 16-17 (January 24, 1994) (51056DOC002140 – 141)	
	BK	Gwennap, "Digital MIPS Add Multimedia Extensions," Microdesign Resources, pp. 24-28 (November 18, 1996) (51056DOC003454 – 459)	
	BL	Kurpanek et al., "PA7200: A PA-RISC Processor with Integrated High Performance MP Bus Interface," IEEE COMPCON '94, pp. 375-82 (February 28- March 4, 1994) (51056DOC002149 – 156)	
	ВМ	Lee et al., "Pathlength Reduction Features in the PA-RISC Architecture," IEEE COMPCON, pp. 129-35 (February 24-28, 1992) (51056DOC068161 – 167)	
JJ 5	ВИ	Lee et al., "Real-Time Software MPEG Video Decoder on Multimedia-Enhanced PA 7100LC Processors," Hewlett-Packard Journal, Vol. 46, No. 2, pp. 60-68 (April 1995) (51056DOC013549 – 557)	

			<u> </u>						
Exam Signa	iner ture	Le	4	~ `	Dated Considered	4	/11/	126	

^{*}EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

00	Under the Paperwor	k Reduction A	ct of 1995, no persons are	U.S.P required to respond to a collection of inform	PTO/SB/08a 07-05) Approved for use through 07/31/2006. OMB 0651-0031 atent and Trademark Office; U.S. DEPARTMENT OF COMMERCE nation unless it displays a valid OMB control number.			
Substitu	ite for form 1449A/PTO			Complete if Known				
INITE		T DICC	TOSLIDE	Application Number	10/757.925			
1	ORMATION			Filing Date	January 16, 2004			
STA	TEMENT B	Y APP	LICANT	First Named Inventor	Craig C. HANSEN, et al.			
				Group Art Unit	2183			
(use as	many sheets as neces	ssary)		Examiner Name	CHAN, EDDIE P			
Sheet	3	of	10	Attorney Docket Number	43876-158			

				U.S. PATENT	DOCUMENTS	
	Examiner Initials*		Document Number Number-Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
17			US-5,636,351	06/03/1997	Lee	
	ΓZ	BP	US-5,721,892	02/24/1998	Peleg, et al.	
		BQ	US-5,734,874	03/31/1998	Van Hook, et al.	
		BR	US-5,758,176	05/26/1998	Agarwal, et al.	
		BS	US-5,768,546	06/16/1998	Kwon	
		вт	US-5,887,183	03/23/1999	Agarwal, et al.	
		BU	US-5,996,057	11/30/1999	Scales III, et al.	
		BV	US-6,425,073	07/23/2002	Roussel, et al.	
	-7	BW	US-6,516,406	02/04/2003	Peleg, et al.	
\overline{Z}						

		FOR	REIGN PATENT DOC	CUMENTS		
Examiner Initials*	Cite No.	Foreign Patent Document		Name of Passassas as Amalianas		T _e
initials.	No.	Country Code ³ Number ⁴ Kind Code ⁵ (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where RelevantPassages or Relevant Figures Appear	
				-		
						
		1	1			
		. /				
		7 /				
Examiner Signature				Date Considered	11/06	

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at www.usplo.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor misti precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard St.16 if possible. 6 Applicant is to place a check mark here if English language translation is attached. The collection of information is required by 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

				Complete if Known			
Substitute I	for form 1449B/P	10		Application Number	10/757,925		
IN	FORMAT	ION DISC	LOSURE	Filing Date	January 16, 2004		
ST	TATEMEN	T BY API	PLICANT	First Named Inventor	Craig C. HANSEN, et al.		
				Group Art Unit	2183		
	(use as man	y sheets as ne	cessary)	Examiner Name	CHAN, EDDIE P		
Sheet 4 of 10				Attorney Docket Number	43876-158		

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS	
		Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the	
Examiner Initials*	Cite No. 1	item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T ²
// <	BX	Lee, "Realtime MPEG Video via Software Decompression on a PA-RISC Processor," IEEE, pp. 186-92 (1995)	 '
/ /	<i>P</i> ^	(51056DOC007345 – 351)	
1/	BY	Martin, "An Integrated Graphics Accelerator for a Low-Cost Multimedia Workstation," Hewlett-Packard Journal,	
-V		Vol. 46, No. 2, pp. 43-50 (April 1995) (51056DOC072083 – 090)	<u> </u>
1	BZ	Undy et al., "A Low-Cost Graphics and Multimedia Workstation Chip Set," IEEE Micro, pp. 10-22 (April 1994) (51056DOC002578 - 590)	
	CA	HP 9000 Series 700 Workstations Technical Reference Manual: Model 712, Hewlett-Packard (January 1994) (51056DOC068048 – 141)	
	СВ	PA-RISC 1.1 Architecture and Instruction Set Reference Manual, Third Edition, Hewlett-Packard (February 1994) (51056DOC002157 – 176)	
	CC	Ang, "StarT Next Generation: Integrating Global Caches and Dataflow Architecture," Proceedings of the ISCA 1992 Dataflow Workshop (1992) (51056DOC071743 - 776)	•
	CD	Beckerle, "Overview of the StarT (*T) Multithreaded Computer," IEEE COMPCON '93, pp. 148-56 (February 22-26, 1993) (51056DOC002511 – 519)	
	CE	Diefendorff et al., "The Motorola 88110 Superscalar RISC Microprocessor," IEEE pp. 157-62 (1992) (51056DOC008746 – 751)	
	CF	Gipper, "Designing Systems for Flexibility, Functionality, and Performance with the 88110 Symmetric Superscalar Microprocessor," IEEE (1992) (51056DOC008758 – 763)	
	CG	Nikhil et al., "*T: A Multithreaded Massively Parallel Architecture," Computation Structures Group Memo 325-2, Laboratory for Computer Science, Massachusetts Institute of Technology (March 5, 1992) (51056DOC002464 – 476)	
	СН	Papadopoulos et al., "*T: Integrated Building Blocks for Parallel Computing," ACM, pp. 624-35 (1993) (51056DOC007278 – 289)	
	CI	Patterson, "Motorola Announces First High Performance Single Board Computer Using Superscalar Chip," Motorola Computer Group (Sept. 1992) (51056DOC069260 – 262)	
	CJ	M. Phillip, "Performance Issues for 88110 RISC Microprocessor," IEEE, 1992 (51056DOC008752 - 757)	
	CK	M. Smotherman et al., "Instruction Scheduling for the Motorola 88110," IEEE, 1993 (51056DOC008784 - 789)	
	CL	R. Mueller, "The MC88110 Instruction Sequencer," Northcon, 1992 (51056DOC009735 - 738)	
	CM	J. Arends, "88110: Memory System and Bus Interface," Northcon, 1992 (51056DOC009739 - 742)	
	CN	K. Pepe, "The MC88110's High Performance Load/Store Unit," Northcon, 1992 (51056DOC009743 - 747)	
	CO	J. Maguire, "MC88110: Datpath," Northcon, 1992 (51056DOC010059 - 063)	
	CP	Abel et al., "Extensions to FORTRAN for Array Processing," ILLIAC IV Document No. 235, Department of Computer Science, University of Illinois at Urbana-Champaign (September 1, 1970) (51056DOC001630 – 646)	
	CQ	Barnes et al., "The ILLIAC IV Computer," IEEE Transactions on Computers, Vol. C-17, No. 8, pp. 746-57 (August 1968) (51056DOC012650 – 661)	
-	CR	Knapp et al., "Bulk Storage Applications in the ILLIAC IV System," ILLIAC IV Document No. 250, Center for Advanced Computation, University of Illinois at Urbana-Champaign (August 3, 1971) (51056DOC001647 - 656)	
	CS	Awaga et al., "The µVP 64-bit Vector Coprocessor: A New Implementation of High-Performance Numerical Computation," IEEE Micro, Vol. 13, No. 5, pp. 24-36 (October 1993) (51056DOC011921 – 934)	
	CT	Takahashi et al., "A 289 MFLOPS Single Chip Vector Processing Unit," The Institute of Electronics, Information, and Communication Engineers Technical Research Report, pp. 17-22 (May 28, 1992) (51056DOC009798 – 812)	

Examiner Signature Dated Considered 4/11/26

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

C. L	C C	LA40B/MTO	Co	mplete if Known					
Substitute	ior torm	1449B/PTO	Application Number	10/757,925					
IN	FOR	MATION DISCLOSURE	Filing Date	January 16, 2004					
		MENT BY APPLICANT	First Named Inventor	Craig C. HANSEN, et al.					
			Group Art Unit	2183					
•	(use	as many sheets as necessary)	Examiner Name	CHAN, EDDIE P					
Sheet	5	of 10	Attorney Docket Number	<u></u>	_				
			OTHER PRIOR ART — NON PATENT LITERATURE DOCUMENTS						
		Include name of the author (in CAPITAL			_				
xaminer	Cite	item (book, magazine, journal, serial, symp	posium, catalog, etc), date, page(s	s), volume-issued number(s),	 _T ;				
nitials*	No.1	publisher, city and/or country where published.							
\mathcal{I}	CU	Uchiyama et al., "The Gmicro/500 Superscalar M	dicroprocessor with Branch E	Buffers," IEEE Micro (October	l				
7		1993) (51056DOC000185 – 194)			⊢				
	CV	Broughton et al., "The S-1 Project: Top-End Con 1985) (51056DOC057368 - 607)	nputer Systems for National !	Security Applications," (October 24,					
1	CW	Farmwald et al., "Signal Processing Aspects of the	he S-1 Multiprocessor Project	t," SPIE Vol. 241, Real-Time Signal	Г				
1	•	Processing (1980) (51056DOC072280 - 291)							
T	CX	Farmwald, "High Bandwidth Evaluation of Elem		ceedings, 5th Symposium on					
		Computer Arithmetic (1981) (51056DOC071029	9 -034)		L				
	CY	Gilbert, "An Investigation of the Partitioning of	Algorithms Across an MIMD	Computing System," (February	ĺ				
		1980) (51056DOC072244 – 279)	5::10	" TEEC Co	-				
1	CZ	Widdoes, "The S-1 Project: Developing High-Performance Digital Computers," IEEE Computer Society							
 	DA	COMPCON Spring 1980 (December 11, 1979) (51056DOC071574 - 585) Cornell, S-1 Uniprocessor Architecture SMA-4 (51056DOC056505 - 895)							
	DA	The S-1 Project, January 1985, S-1 Technical Sta							
	DB		al, December 19, 1979 (Preliminary Version) (51056DOC057608 –						
1	DC	918)	, December 13, 1373 (Fierm	iliary version) (31030DOC037000 -	ĺ				
1	DD	Michielse, "Performing the Convex Exemplar Se	eries SPP System," Proceedin	gs of Parallel Scientific Computing,	Г				
1		First Intl Workshop, PARA '94, pp. 375-82 (Juni	e 20-23, 1994) (51056DOC0)	20754 - 758)	\vdash				
1	DE	Wadleigh et al., "High Performance FFT Algorit			ĺ				
	DF	on Supercomputing, Washington, D.C. (Novemb C4 Technical Overview (September 23, 1993) (5		2	\vdash				
+		Saturn Assembly Level Performance Tuning Gui		DOC017360 - 376)	H				
1	DG				┢				
+	DH	Saturn Differences from C Series (February 6, 19			⊢				
	DI	"Convex Adds GaAs System," Electronic News			⊢				
	DJ	Convex Architecture Reference Manual, Sixth E			-				
<u> </u>	DK	Convex Assembly Language Reference Manual,			-				
	DL	Convex Data Sheet C4/XA Systems, Convex Conv		OC059235 - 236)	╙				
	DM	Saturn Overview (November 12, 1993) (51056D	<u> </u>		L				
	DN	Convex Notebook containing various "Machine			L				
	DO	"Convex C4/XA Offer 1 GFLOPS from GaAs U (51056DOC019383)	niprocessor," Computergram	International, June 15, 1994					
	DP	Excerpt from Convex C4600 Assembly Language	e Manual, 1995 (51056DOC	061441 - 443)	Γ				
	DQ	Excerpt from "Advanced Computer Architecture			Γ				
		C4/XA System" (51056DOC061453 - 459)			_				
l	DR	Convex C4600 Assembly Language Manual, Fire	st Edition, May 1995 (51056)	DOCU64728 - 5299)					
7 -	DS	Alvarez et al., "A 450MHz PowerPC Microproce ISSCC (February 1999) (51056DOC071393 - 39		ion Set and Copper Interconnect,"					
	_								
1									
xaminer		\rightarrow / \sim .	Da	ated 4/11/03	7				

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Signature

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

Substitute for form 1449A/PTO Complete if Known 10/757.925 Application Number INFORMATION DISCLOSURE January 16, 2004 Filing Date STATEMENT BY APPLICANT First Named Inventor Craig C. HANSEN, et al. Group Art Unit 2183 (use as many sheets as necessary) Examiner Name CHAN, EDDIE P Sheet 10 Attorney Docket Number 43876-158 OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the Examiner Cite item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), T2 No.1 publisher, city and/or country where published. Initials* Tyler et al., "AltiVec™: Bringing Vector Technology to the PowerPC™ Processor Family," IEEE (February 1999) DT (51056DOC071035 - 042) AltiVec™ Technology Programming Environments Manual (1998) (51056DOC071043 - 392) DU Atkins, "Performance and the i860 Microprocessor," IEEE Micro, pp. 24-27, 72-78 (October 1991) DV (5156DOC070655 - 666) Grimes et al., "A New Processor with 3-D Graphics Capabilities," NCGA '89 Conference Proceedings Vol. 1, pp. DW 275-84 (April 17-20, 1989) (5156DOC070711 - 717) Grimes et al., "The Intel i860 64-Bit Processor: A General-Purpose CPU with 3D Graphics Capabilities," IEEE DX Computer Graphics & Applications, pp. 85-94 (July 1989) (5156DOC070701 - 710) Kohn et al., "A 1,000,000 Transistor Microprocessor," 1989 IEEE International Solid-State Circuits Conference DY Digest of Technical Papers, pp. 54-55, 290 (February 15, 1989) (51056DOC072091 - 094) Kohn et al., "A New Microprocessor with Vector Processing Capabilities," Electro/89 Conference Record, pp. 1-6 DZ (April 11-13, 1989) (5156DOC070672 - 678) Kohn et al., "Introducing the Intel i860 64-Bit Microprocessor," IEEE Micro, pp. 15-30 (August 1989) EA (5156DOC070627 - 642) Kohn et al., "The i860 64-Bit Supercomputing Microprocessor," AMC, pp. 450-56 (1989) (51056DOC000330 -EB Margulis, "i860 Microprocessor Architecture," Intel Corporation (1990) (51056DOC066610 - 7265 and EC 5156DOC069971 - 70626) Mittal et al., "MMX Technology Architecture Overview," Intel Technology Journal Q3 '97, pp. 1-12 (1997) ED (5156DOC070689 - 700) Patel et al., "Architectural Features of the i860 - Microprocessor RISC Core and On-Chip Caches," IEEE, pp. 385-EE 90 (1989) (5156DOC070679 - 684) EF Rhodehamel, "The Bus Interface and Paging Units of the i860 Microprocessor," IEEE, pp. 380-84 (1989) (5156DOC070643 - 647) Perry, "Intel's Secret is Out," IEEE Spectrum, pp. 22-28 (April 1989) (5156DOC070648 - 654) Sit et al., "An 80 MFLOPS Floating-Point Engine in the Intel i860 Processor," IEEE, pp. 374-79 (1989) EH (51056DOC072095 - 101) EI i860 XP Microprocessor Data Book, Intel Corporation (May 1991) (51056DOC067266 - 427) Paragon User's Guide, Intel Corporation (October 1993) (51056DOC068802 - 9097) EJ N15 Micro Architecture Specification, dated April 29, 1991 (50781DOC000001 - 982) EK N15 External Architecture Specification, dated October 17, 1990 (51056DOC017511 - 551) EL N15 External Architecture Specification, dated December 14, 1990 (50781DOC001442 - 509) **EM** N15 Product Requirements Document, dated December 21, 1990 (50781DOC001420 - 441) EN N15 Product Implementation Plan, dated December 21, 1990 (50781DOC001794 - 851) EO N12 Performance Analysis document version 2.0, dated September 21, 1990 (51056DOC072992 - 73027) EP Hansen, "Architecture of a Broadband Mediaprocessor," IEEE COMPCON 96 (February 25-29, 1996) EQ (MU0013276 - 283 and 51057DOC001825 - 831) Moussouris et al., "Architecture of a Broadband MediaProcessor," Microprocessor Forum (1995) (MU0048611 -ER Examiner Dated

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Considered

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

Complete if Known Substitute for form 1449B/PTO **Application Number** 10/757,925 INFORMATION DISCLOSURE Filing Date January 16, 2004 Craig C. HANSEN, et al. First Named Inventor STATEMENT BY APPLICANT Group Art Unit (use as many sheets as necessary) Examiner Name CHAN, EDDIE P Attorney Docket Number 43876-158 of Sheet

		OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS); title of the article (when appropriate) litle of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T²
	ES	Amould et al., "The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers," ACM (1989) (51056DOC020947 - 958)	
X	ET	Bell, "Ultracomputers: A Teraflop Before Its Time," Communications of the ACM, (August 1992) pp. 27-47 (51056DOC020903 - 923)	
1	EU	Broomell et al., "Classification Categories and Historical Development of Circuit Switching Topologies," Computing Surveys, Vol. 15, No. 2, pp 95-133 (June 1983) (51056DOC003002 – 040)	
	EV	Culler et al., "Analysis of Multithreaded Microprocessors Under Multiprogramming," Report No. UCB/CSD 92/687 (May 1992) (51056DOC069283 – 300)	
	EW	Donovan et al., "Pixel Processing in a Memory Controller," IEEE Computer Graphics and Applications, pp. 51-61 (January 1995) (51056DOC059635 – 645)	
ĺ	EX	Fields, "Hunting for Wasted Computing Power: New Software for Computing Networks Puts Idle PC's to Work," Univ. of Wisconsin-Madison, http://www.cs.wisc.edu/condor/doc/Wiscldea.html (1993) (51056DOC068704 – 711)	
	EY	Geist, "Cluster Computing: The Wave of the Future?," Oak Ridge National Laboratory, 84OR21400 (May 30, 1994) (51056DOC020924 – 929)	
	EZ	Ghafoor, "Systolic Architecture for Finite Field Exponentiation," IEEE Proceedings, Vol. 136 (November 1989) (51056DOC071700 - 705)	
	FA	Giloi, "Parallel Programming Models and their Interdependence with Parallel Architectures," IEEE Proceedings (September 1993) (51056DOC071792 - 801)	
	FB	Hwang et al., "Parallel Processing for Supercomputers and Artificial Intelligence," (1993) (51056DOC059663 – 673)	
$\neg \Gamma$	FC	Hwang, "Advanced Computer Architecture: Parallelism, Scalability, Programmability," (1993) (51056DOC059656 - 662)	
	FD	Hwang, "Computer Architecture and Parallel Processing," McGraw Hill (1984) (51056DOC070166 - 1028)	
	FE	Iwaki, "Architecture of a High Speed Reed-Solomon Decoder," IEEE Consumer Electronics (January 1994) (51056DOC071687 - 694)	
	FF	Jain et al., "Square-Root, Reciprocal, SINE/COSINE, ARCTANGENT Cell for Signal and Image Processing," IEEE ICASSP '94, pp. II-521 – II-524 (April 1994) (51056DOC003070 – 073)	
	FG	Laudon et al., "Architectural and Implementation Tradeoffs in the Design of Multiple-Context Processors," Technical Report: CSL-TR-92-523 (May 1992) (51056DOC069301 – 327)	
	FH	Lawrie, "Access and Alignment of Data in an Array Processor," IEEE Transactions on Computers, Vol. C-24, No. 12, pp. 99-109 (December 1975) (51056DOC002932 – 942)	
	FI	Le-Ngoc, "A Gate-Array-Based Programmable Reed-Solomon Codec: Structure-Implementation-Applications," IEEE Military Communications (1990) (51056DOC071695 - 699)	
	FJ	Litzkow et al., "Condor - A Hunter of Idle Workstations," IEEE (1988) (51056DOC068712 - 719)	
	FK	Markstein, "Computation of Elementary Functions on the IBM RISC System/6000 Processor," IBM J. Res. Develop., Vol. 34, No. 1, pp 111-19 (January 1990) (51056DOC059620 - 628)	
	FL	Nienhaus, "A Fast Square Rooter Combining Algorithmic and Table Lookup Techniques," IEEE Proceedings Southeastcon, pp. 1103-05 (1989) (51056DOC061469 - 471)	
15	FM	Renwick, "Building a Practical HIPPI LAN," IEEE, pp. 355-60 (1992) (51056DOC020937 - 942)	

Examiner Dated Signature Considered

*EXAMINER: Initial reference considered whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

				Complete if Known			
Substitute 1	for form 1449B/F	710	•	Application Number	10/757,925		
IN	FORMAT	ION DISC	LOSURE	Filing Date	January 16, 2004 Craig C. HANSEN, et al.		
SI	TATEMEN	T BY API	PLICANT	First Named Inventor			
				Group Art Unit	2183		
	(use as man	y sheets as ne	cessary)	Examiner Name	CHAN, EDDIE P		
Sheet	8	of	10	Attorney Docket Number	43876-158		

		Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the	Г
examiner nitials*	Cite No. ¹	item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T ²
457	FN	Rohrbacher et al., "Image Processing with the Staran Parallel Computer," IEEE Computer, Vol. 10, No. 8, pp. 54-59 (August 1977) (reprinted version pp. 119-124) (51056DOC002943 – 948)	
FO		Ryne, "Advanced Computers and Simulation," IEEE, pp. 3229-33 (1993) (51056DOC020883 - 887)	
1	FP	Siegel, "Interconnection Networks for SIMD Machines," IEEE Computer, Vol. 12, No. 6 (June 1979) (reprinted version pp. 110 118) (51056DOC002949 – 957)	
	FQ	Singh et al., "A Programmable HIPPI Interface for a Graphics Supercomputer," ACM (1993) (51056DOC020888 - 896)	
	FR	Smith, "Cache Memories," Computing Surveys, Vol. 14, No. 3 (September 1982) (51056DOC071586 - 643)	
	FS	Tenbrink et al., "HIPPI: The First Standard for High-Performance Networking," Los Alamos Science (1994) (51056DOC020943 – 946)	
	FT	Tolmie, "Gigabit LAN Issues: HIPPI, Fibre Channel, or ATM," Los Alamos National Laboratory Report No. LA-UR 94-3994 (1994) (51056DOC046599 – 609)	
	FU	Tolmie, "HIPPI: It's Not Just for Supercomputers Anymore," Data Communications (May 8, 1995) (51056DOC071802 - 809)	
	FV	Toyokura et al., "A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipelined Architecture for MPEG2 CODEC," ISSCC94, Section 4, Video and Communications Signal Processors, Paper WP 4.5, pp. 74-75 (1994) (51056DOC003659 – 660)	
	FW	Tullsen et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture (June 1995) (51056DOC071434 – 443)	
	FX	Turcotte, "A Survey of Software Environments for Exploiting Networked Computing Resources," Engineering Research Center for Computational Field Simulation (June 11, 1993) (51056DOC069098 – 256)	
	FY	Vetter et al., "Network Supercomputing: Connecting Cray Supercomputers with a HIPPI Network Provides Impressively High Execution Rates," IEEE Network (May 1992) (51056DOC020930 – 936)	
	FZ	Wang, "Bit-Level Systolic Array for Fast Exponentiation in GF(2m)," IEEE Transactions on Computers, Vol. 43, No. 7, pp. 838-41 (July 1994) (51056DOC059407 – 410)	
	GA	Ware et al., "64 Bit Monolithic Floating Point Processors," IEEE Journal of Solid-State Circuits, Vol. Sc-17, No. 5 (October 1982) (51056DOC059646 – 655)	
	GB	"Bit Manipulator," IBM Technical Disclosure Bulletin, pp. 1575-76 (November 1974) (51056DOC010205 - 206)	
	GC	Finney et al., "Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, pp. 699-701 (July 1986) (51056DOC010207 - 209)	
	GD	Data General AViiON AV500, 550, 4500 and 5500 Servers	<u> </u>
	GE	Jovanovic et al., "Computational Science: Advances Through Collaboration," San Diego Supercomputer Center Science Report (1993) (51056DOC068769 - 779)	
	GF	High Performance Computing and Communications: Toward a National Information Infrastructure, National Science Foundation (NSF) (1994) (51056DOC068791 - 801)	
	GG	National Coordination Office for High Performance Computing and Communications, "High Performance Computing and Communications: Foundation for America's Information Future" (1996) (51056DOC072102 – 243)	
75	GH	Wilson, "The History of the Development of Parallel Computing," http://ei.cs.vt.edu/~history/Parallel.html (51056DOC)68720 - 757)	

Examiner Signature	1/	ر کر ک	Dated Considered	4/11/06

*EXAMINER: Initial reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Examiner

Signature

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control

Complete if Known Substitute for form 1449B/PTO **Application Number** 10/757,925 January 16, 2004 INFORMATION DISCLOSURE Filing Date Craig C. HANSEN, et al. First Named Inventor STATEMENT BY APPLICANT Group Art Unit 2183 (use as many sheets as necessary) CHAN, EDDIE P Examiner Name Attorney Docket Number 43876-158 Sheet

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate) title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, page(s), volume-issued number(s), publisher, city and/or country where published.	T²
ルラ	GI	IEEE Standard 754 (ANSI/IEEE Std. 754-1985) (51056DOC019304 - 323)	
1		Original Complaint for Patent Infringement, MicroUnity Systems Engineering, Inc. v. Dell. Inc. f/Wa/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed March 26, 2004	
	GJ	Amended Complaint for Patent Infringement, MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/Wa/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed April 20, 2004	
	GK	Expert Witness Report of Richard A. Killworth, Esq., MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed September 12, 2005	
	GL	Declaration and Expert Witness Report of Ray Mercer Regarding Written Description and Enablement Issues, MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed September 12, 2005	
	GM	Corrected Expert Report of Dr. Stephen B. Wicker Regarding Invalidity of U.S. Patent Nos. 5,742,840; 5,794,060; 5,764,061; 5,809,321; 6,584,482; 6,643,765; 6,725,356 and Exhibits A-I; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed October 6, 2005	
	GN	Defendants Intel and Dell's Invalidity Contentions with Exhibits A-G; MicroUnity Systems Engineering, Inc. v. Dell, Inc. flk/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed September 19, 2005	
	GO	Defendants Dell Inc. and Intel Corporation's Identification of Prior Art Pursuant to 35 USC §282; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division filed October 7, 2005	
	GP	Request for Inter Partes Reexamination Under 35 USC §§ 311-318 of U.S. Patent No. 6,725,356 filed on June 28, 2005	
	GQ	Deposition of Larry Mennemeier on September 22, 2005 and Exhibit 501; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/lk/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division	
	GR	Deposition of Leslie Kohn on September 22, 2005; MicroUnity Systems Engineering, Inc. v. Dell, Inc. f/k/a/ Dell Computer and Intel Corporation; C.A. NO. 2-04CV-120; In the United States District Court of the Eastern District of Texas, Marshall Division	
	GS	Intel Article, "Intel Announces Record Revenue of 9.96 Billion", October 18, 2005	
	GT	The New York Times Article, "Intel Posts 5% Profit Increase on Demand for Notebook Chips", October 19, 2005	
1	GU	USA Today Article, "Intel's Revenue Grew 18% In Robust Quarter for Tech", October 19, 2005	
1	G۷	The Wall Street Journal Article, "Intel Says Chip Demand May Slow", October 19, 2005	
#	7GW	The New York Times Article, "Intel Settlement Revives A Fading Chip Designer", October 20, 2005	

*EXAMINER: Initial reference considered whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. I Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language translation is attached. This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORM TO THIS ADDRESS. Send To Commissioner For Patents, P. O. Box 1450, Alexandria, VA 22313-1450. If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2

Dated

Considered

INFO	CIT	'ΑΊ	ON DISCLO TON IN AN LICATION	SURE	ATTY. DOCKET NO. 043876-0158		ERIAL NO 0/757,9		
					APPLICANT Craig HANSEN,	et al.			
		(PT	O-1449)		FILING DATE January 16, 200)4	GROUP 2183		-
			U	I.S. PATENT	DOCUMENTS				
EXAMINER'S INITIALS	CITE NO.	Nu	Document Number mber-Kind Code2 (# known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Pages, Columns, Lines, Who Relevant Passages or Releva				es or Relevant
	Α	US	6,643,765	11-04-2003	Hansen et al.				
125	В	US	6,725,356	04-20-2004	Hansen et al.				
		US							
		US							
		US			<u> </u>				
		US	. <u>-</u>						
		US							
		US					- 		
		υs							
		υs				•			
		υs							
		υs							
		US							
EVALUEDIO I		T =-		<u>-</u>	ENT DOCUMENTS				
EXAMINER'S INITIALS	CITE NO.		reign Patent Document intry Codes -Number « -Kind Codes (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Where	umns, Lines Relevant Appear	Yes	anslation . No
		ļ						ļ	
		_		-				ļ	
		-			·- · · ·			 	
		\vdash						-	
			OTHER A	RT (Including Author	r, Title, Date, Pertinent Pages, E	tc.)		L	L
EXAMINER'S		Inclu	de name of the author (in	CAPITAL LETTERS), title of the article (when approp	oriate), title o	f the item (bo	ok, magazini) ,
INITIALS	CITE NO.	journ publi	al, serial, symposium, cata shed.	alog, etc.), date, pag	e(s), volume-issue number(s), p	ublisher, city	and/or count	ry where	
, V	С				ves a Fading Chip Designer,* Th		•	•	
125	D		Intel Press Release	e, "Intel Announces F	Record Revenue of \$9.96 Billion,	* Santa Clar	a, CA, 10-18-	2005	
7	-7	<u> </u>							
/ J		L		-	-	,			
	Ze	EX ワ	AMINER	>	t/11 /	PATE CONS	SIDERED		
EYAMINED: Initial if	roforonoo	done id	acad subathas as ant sitati	on is in conformace	with MPEP 609 Brow line thro	b sieneisa i	t ant in conto	manaa and	not considered

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Fraw line through citation if not in conformance and not considered. Include copy of this form with flext communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN **APPLICATION**

ATTY. DOCKET NO. 043876-0158

SERIAL NO. 10/757,925

APPLICANT

HANSEN, C., et al.

(PTO-1449)

FILING DATE

GROUP 2183

January 16, 2004

HIS DATENT DOCUMENTS

EXAMINER'S INITIALS	CITE NO.	į.	Document Number nber-Kind Code2 at known)	Publication Date MM-DD-YYYY	Name of Patentee or Applia Document	cant of Cited	Relevant Pa	mns, Lines, Where ssages or Relevant res Appear
120		US	4,658,349 A	05/14/1987	Gafken			
. /		US	4,852,098	07/25/1989	Brechard et al.			
17		US	4,875,161	10/17/1989	Lahti			
		US	4,949,294	08/14/1990	Wambergue			
		US	4,953,073	08/28/1990	Moussouris et a	1.		
		US	4,959,779	09/25/1990	Weber et al.			
		US	5,113,506	05/12/1992	Moussouris et a	1.		
		US	5,161,247	11/3/1992	Murakami et al			
		US	5,208,914	05/04/1993	Wilson et al.			·
		US	5,231,646	07/27/1993	Health et al			
		US	5,233,690	08/03/1993	Shelock et al.			
		US	5,268,995	12/07/1993	Diefendorff et a			
		US	5,347,643 A	09/13/1994	Kondo Nobukazu e			
		US	5,412,728 a	05/03/1995	Besnard Christian			
		US	5,430,660 A	07/04/1995	John Hengeveld e	t al.		
		US	5,471,628	11/28/1995	Phillips et al.			
		US	5,515,520	05/07/1996	Hatta et al.			
		US	5,533,185	07/02/1998	Lentz et al.			
[US	5,590,365	12/31/1996	ide et al.			
		US	5,636,351	06/03/1997	Lee			
		US	5,742,840	04/21/1998	Hansen et al.			
		US	5,778,412 A	07/07/1998	Gafken			
		US	5,828,869	10/27/1998	Johnson et al.			
		US	5,996,057	11/30/1999	Scales, III et af	<u> </u>		
1-		US	6,453,368 B2	09/17/2002	Yamamoto			
/->/	L	US	6,657,908 B1	05/20/2003	Furuhashi			
	,				ENT DOCUMENTS		Diana I	Translation
EXAMINER'S INITIALS	CITE NO.		reign Patent Document ntry Codes-Number - Kind Codes (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns Where Relev Figures Appe	ant	
/_>/			JP 3268024	11/28/1991	Hitachi Ltd.			
			EP 0 468 820 A2	01/29/1992	Fujitsu Limited			
			WO 93/01565	01/21/1993	Seiko Epson Corporation			
			CA 1 323 451	10/19/1993	Northern Telecom Ltd.			
			JP 6095843	04/08/1994	IBM			
		L	EP 0 651 321 A	05/03/1995	Advanced Micro Devices Inc.			
			EP 0 654 733 A1	05/24/1995	Hewlett-Packard			
<u> </u>		<u> </u>	JP-S60-217435	10/31/1985	Toshiba Corp.			
1-5			WO 97/07450	02/27/1997	Microunity Systems Engineering, Inc.			
	1	EXA	MINER	•	4/11/06	DATE CONSIDER	RED	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATTY. DOCKET NO. 043876-0158 APPLICANT HANSEN, C., et al.	SERIAL NO. 10/757,925	
		(PTO-1449)	FILING DATE January 16, 2004	GROUP 2183	
	1	OTHER ART (Includin	ng Author, Titte, Date, Pertinent Pages, I	Etc.)	
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.	e(s), volume-issue number(s), publisher,	city and/or country where	
12)	L-1	Ide, et al., "A 320-MFLOPS CMOS Flo p. 12-21, 28 March 1993, IEEE J. OF So		r Superscalar Processors,"	
	L-2	K. Uchiyama et al., The Gmicro/500 St Micro, October 1993, p. 12-21.	uperscalar Microprocessor with	h. Branch Buffers, IEEE	
	L-3	Ruby B. Lee, Realtime MPEG Video Vi IEEE (1995).	a Software Decompression on	a PA-RISC Processor,	
	L-4	Karl M. Guttag et al. "The TMS34010: 186-190.	An Embedded Microprocessor	", IEEE June 1988, p.	
	L-5	M. Awaga et al., "The µVP 64-bit Vector Coprocessor: A New Implementation of High- Performance Numerical Computation", IEEE Micro, Vol. 13, No. 5, October 1993, p.24-36.			
	L-6	Tom Asprey et al., "Performance Features of the PA7100 Microprocessor", IEEE Micro (June 1993), p. 22-35.			
	L-7	Gove, Robert J., "The MVP: A Highly-I Compression Conf., March (1994), pp.		Chip," IEEE Data	
	L-8	Woobin Lee, et al., "Mediastation 5000: pp. 50-61.	Integrating Video and Audio,	" IEEE Multimedia,1994,	
	L-9	Karl, Guttag et. al "A Single-Chip Multi Graphics & Applications, November, 19		e MVP," IEEE Computer	
	L-10	TMS32OC8O (MVP) Master Processor	User's Guide, Texas Instrume	nts, March, 1995, p. 1-33.	
	L-11	TMS320C80 (MVP) Master Processor User's Guide, Texas Instruments, March, 1995, p. 1-33. TMS320C80 (MVP) Parallel Processor User's Guide ["PP"]; Texas Instruments March 1995, p. 1-80.			
	L-12	Shipnes, Julie, "Graphics Processing with the 88110 RISC Microprocessor," IEEE COMPCOM, (Spring, 1992) pp. 169-174.			
	L-13	ILLIAC IV: Systems Characteristics and Programming Manual, May 1, 1972, p. 1-78.			
	L-14	N. Abel et al., ILLIAC IV Doc. No. 233, "Language Specifications for a Fortran-Like Higher Level Language for ILLIAV IV, August 28, 1970, p. 1-51.			
	L-15	ILLIAC IV Quarterly Progress Report: (15, 1970, pp. 1-15.	October, November, December	r 1969; Published January	
120	L·16				
EXAMINER 4/11/06 DATE CONSIDERED					

*EXAMINER! Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN				ATTY. DOCKET NO. 043876-0158	SERIAL NO. 10/757,925		
			PPLICATION				
				APPLICANT HANSEN, C., et al.			
		1	(PTO-1449)	FILING DATE January 16, 2004	GROUP 2183		
			OTHER ART (Including	g Author, Title, Date, Pertinent Pages, I	Etc.)		
EXAMINE INITIAL		CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.	title of the article (when appropriate), ti	tle of the item (book, magazine,		
135	5	L-17	Morris A, Knapp et al.ILLIAC IV Syster "Bulk Storage Applications in the ILLIA"		mming Manual (1972)		
7		L-18	Rohrbacher, Donald, et al., "Image Proce Computer, Vol. 10, No. 8, pp 54-59 (Au				
		L-19	Siegel, Howard Jay, "Interconnection No. 6, (June, 1979) (reprinted version pr	ction Networks for SIMD Machines," IEEE Computer, Vol. 12, rsion pp 110-118).			
		L-20	Mike Chastain, et. al., "The Convex C240 Architecture", Conference of Supercomputing, IEEE 1988, p. 321-329.				
		L-21	Gwennap, Linley, "New PA-RISC Processor Decodes MPEG Video: HP's PA-71 00LC Uses New Instructions to Eliminate Decoder Chip," Microprocessor Report, (January 24, 1994) pp. 16-17.				
		L-22	Patrick Knebel et al., "HP's PA7100LC: (1993), pp. 441-447.	A Low-Cost Superscalar PAR	USC Processor," IEEE		
		L-23	Kurpanek et al., "PA7200: A PA-RISC I Interface," EEEE (1994), pp. 375-82.	Processor with Integrated High	Performance MP Bus		
		L-24	Hewlett Packard, PA-RISC 1.1 Architec 1994, pp. 1-424.	ture and Instruction Set Refere	ence Manual, 3rd ed. Feb.		
		L-25	Margaret Simmons, et. al "A Performance Comparison of Three Supercomputers – Fujitsu VP-2600, NEC SX-3, and Cray Y-MP",. 1991 ACM, p. 150-157.				
		L-26	Smith, J. E., "Dynamic Instruction Scheduling and the Astronautics ZS-1," Computer, Vol. 22, No. 7, July 1989, at 21-35 and/or the Astronautics ZS-1 computers made used, and/or sold in the United States, pp. 159-173.				
		L-27	Nikhil et al., "T: A Multithreaded Massively Parallel Architecture" Computation Structures Group Memo 325-2 (March 5, 1992), pp. 1-13.				
<i>A</i> -	Undy, et al., "A Low-Cost Graphics and Multimedia Workstation Chip Set," IEEE pp. 10-22 (1994).						
EXAMINER 4/11/06 DATE CONSIDERED							

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English tanguage Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATTY. DOCKET NO. 043876-0158	SERIAL NO. 10/757,925		
			APPLICANT HANSEN, C., et al.			
		(PTO-1449)	FILING DATE January 16, 2004	GROUP 2183		
		OTHER ART (Including	g Author, Title, Date, Pertinent Pages,	Etc.)		
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS) journal, serial, symposium, catalog, etc.), date, page published.	title of the article (when appropriate), e(s), volume-issue number(s), publisher	title of the item (book, magazine, r, city and/or country where		
45)	L-29	Feng, Tse-Yun, "Data Manipulating Fur Implementations," IEEE Transactions oversion pp. 89-98.				
	L-30	Lawrie, Duncan H., "Access and Alignmon Computers, Vol. c-24, No. 12, Decer		essor," IEEE Transactions		
	L-31	Broomell, George, et al., "Classification Switching Topologies," Computing Sur				
	L-32		Jain, Vijay, K., "Square-Root, Reciprocal, SINE/COSINE, ARCTANGENT Cell for Signal and Image Processing," IEEEICASSP'94 April, 1994, pp II-521 II-524.			
	L-33		Spaderna et al., "An Integrated Floating Point Vector Processor for DSP and Scientific Computing", 1989 IEEE, ICCD, October 1989 p. 8-13.			
	L-34	Gwennap, Linley, "Digital, MIPS Add Multimedia Extensions," Microdesign Resources Nov. 18, 1996 pp. 24-28.				
	L-35	Toyokura, M., "A Video DSP with a Macroblock-Level-Pipeline and a SIMD Type Vector-Pipeline Architecture for MPEG2 CODEC," ISSCC94, Section 4, Video and Communications Signal Processors, Paper WP 4.5, 1994 pp. 74-75.				
	L-36	Ide, et al., "A 320-MFLOPS CMOS Flo Nobuhiro Ide, et. Al. IEEE Tokyo Section				
	L-37	Papadopoulos et al., "*T: Integrated Bu 824- and p. 625-63.5	ilding Blocks for Parallel Com	puting," ACM (1993) p.		
	L-38	Ruby B. Lee, "Accelerating Multimedia with Enhanced Microprocessors," IEEE Micro April 1995 p. 22-32.				
	L-39	Ruby B. Lee, "Realtime MPEG Video Via Software Decompression on a PA-RISC Processor," IEEE (1995), pp. 186-190.				
	L-40	K. Diefendorff, M. Allen, The Motorola 88110 Superscalar RISC Microprocessor, IEEE Micro, April 1992, p. 157-162.				
45)	L-41	Kristen Davidson, Declaration of Kristen Davidson, p. 1 and H. Takahashi et al., A 289 MFLOPS Single Chip Vector Processing Unit, The Institute of Electronics, Information, and Communication Engineers Technical Research Report, 5/28/92, pp. 17-22.				
	EXAMINER 2 4/11/06 DATE CONSIDERED					

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next computation to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION		ATTY. DOCKET NO. 043876-0158	SERIAL NO. 10/757,925			
				APPLICANT HANSEN, C., et al.		
			(PTO-1449)	FILING DATE January 16, 2004	GROUP 2183	
			OTHER ART (Including	g Author, Title, Date, Pertinent Pages, E	tc.)	
EXAMII INITL		CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.			
4	5)	L-42	Kristen Davidson, Declaration of Krister Ginicro 32-bit Family of Microprocessor February 1992.			
1		L-43	Bit Manipulator," IBM Technical Disclosure Bulletin, November, 1974, pp 1576-1576 https://www.delphion.com/tdbs/tdb?order=75C+0016.			
		L-44	"Using a Common Barrel Shifter for Operand Normalization, Operand Alignment and Operand Unpack and Pack in Floating Point," IBM Technical Disclosure Bulletin, July, 1986, p. 699-701 https://www.delphion.com/tdbs/tdb?order=86A+61578.			
		L-45	Motorola MC88110 Second Generation	RISC Microprocessor User's N	Manual (1991).	
		L-46	Berkerele, Michael J., "Overview of the 1993, p. 148-1 56.	START (*T) Multithreaded C	omputer" IEEE January	
		L-47	Diefendorff, et al., "Organization of the IEEE Micro April, 1992, p.39-63;	Motorola 88110 Superscalar R	ISC Microprocessor"	
		L-48	Barnes, et al., The ILLIAC IV Computer August 1968.	r, IEEE Transactions on Comp	uters, vol. C-17, no. 8,	
		L-49	Ruby B. Lee et al., Real-Time Software 100LC Processors, Hewlett-Packard J. A		Itimedia-Enhanced PA 7	
		L-50	Ruby B. Lee, "Realtime MPEG Video Via Software Decompression on a PA-RISC Processor," IEEE 1995, p.186-192.			
		L-51	"The Multimedia Video Processor (MVP): A Chip Architecture for Advanced DSP Applications," Robert J. Gove, IEEE DSP Workshop (1994).			
		L-52	Convex Assembly Language Reference	Manual, First Ed., December I	991.	
1	Convex Architecture Reference Manual (C Series), Sixth Edition, Convex Computer Corporation (April 1992).				vex Computer	
	EXAMINER 3 4/11/06 DATE CONSIDERED					

FAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

IN			TION DISCLOSURE	ATTY. DOCKET NO. 043876-0158	SERIAL NO. 10/757,925	
	CITATION IN AN APPLICATION			043373 3733		
				APPLICANT HANSEN, C., et al.		
		((PTO-1449)	FILING DATE January 16, 2004	GROUP 2183	
			OTHER ART (Including	Author, Title, Date, Pertinent Pages,	Etc.)	
EXAMINER INITIALS		CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.	(s), volume-issue number(s), publisher	, city and/or country where	
14	7	L-54	Manferdelli, et al., "Signal Processing A SPIE Annual International Technical Sy Instrumentation Engineers, July 30, 1980	mposium, Sm Diego, Society		
,		L-55	Paul Michael Farmwald, Ph.D. "On the Thesis, August 1981, p. 1-95.	Design of High-Performance l	Digital Arithmetic Units,"	
		L-56	GsAs Supercomputer Vendors Hit Hard,	, Electronic News, 1/3 1/94, 19	91, pp. 32.	
 - - 		L-57	Convex Adds GaAs System, Electronic	News, June 20, 1994.		
		L-58	Kevin Wadleigh et al., High-Performance FFT Algorithms for the Convex C4/XA Supercomputer, Journal of Super Computing, Vol. 9, pp. 163-78 (1995).			
		L-59	Peter Michielse, "Programming the Convex Exemplar Series SPP System, Parallel Scientific Computing, First Intl Workshop, PARA '94, June 20-23, 1994, pp. 375-82.			
		L-60	Ryne, Robert D., "Advanced Computers and Simulation," Los Alamos National Laboratory IEEE 1 993, p. 3229-3233.			
		L-61	Singh et al., "A Programmable HIPPI Interface for a Graphics Supercomputer," ACM (1993) p. 124-132.			
		L-62	Bell, Gordon, "Ultracomputers: A Teraf pp. 27-47.	lop Before its Time," Comm.'	s of the ACM Aug. 1992	
		L-63	Geist, G. A., "Cluster Computing: The V 84OR2 1400 May 30, 1994, p. 236-246.		ge National Laboratory,	
		L-64	Vetter et al., "Network Supercomputing,	" IEEE Network May 1992, p	o. 38-44.	
		L-65	Renwick, John K." Building a Practical	HIPPI LAN," IEEE 1992, p. 3	355-360.	
		L-66	Tenbrink, et al., "HIPPI: The First Standard for High-Performance Networking," Los Alamos Science 1994 p. 1-4.			
		L-67	Arnould et al., "The Design of Nectar: A Network Backplane for Heterogeneous Multicomputers," ACM 1989 p. 1-12.			
		L-68	Watkins, John, et al., "A Memory Controller with an Integrated Graphics Processor," IEEE 1993 p 324-336.			
1/25	L-89 "Control Data 6400/6500/ 6600 Computer Systems, Instant SMM Maintenance Manual.					
EXAMINER S A/11/06 DATE CONSIDERED						

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next complication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATION IN AN	ATTY. DOCKET NO. 043876-0158 APPLICANT HANSEN, C., et al.	SERIAL NO. 10/757,925		
		((PTO-1449)	FILING DATE January 16, 2004	GROUP 2183		
		-	OTHER ART (Includin	g Author, Title, Date, Pertinent Pages,			
	EXAMINER'S INITIALS CITE NO. Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magaz journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.				itle of the item (book, magazine, city and/or country where		
14	>)	L-70	"Control Data 6400/6500/ 6600 Comput	er Systems, SCOPE Reference	Manual, September 1966.		
1		L-71	"Control Data 6400/6500/ 6600 Comput	er Systems, COMPASS Refer	ence Manual, 1969.		
1		L-72	Tolmie, Don, "Gigabit LAN Issues: HIP Laboratory Rep. No. LA-UR 94-3994 (1		Los Alamos National		
		L-73	ILLIAC IV: Systems Characteristics and	Programming Manual, May	1, 1972.		
		L-74	1979 Annual Report: The S-1 Project Vo	ol. 1 Architecture 1979.			
		L-75	1979 Annual Report: The S-1 Project Vo	1979 Annual Report: The S-1 Project Vol.2 Hardware 1979.			
		L-76	S-1 Uniprocessor Architecture, April 21, 1983 (UCID 19782) See also S-1 Uniprocessor Architecture (SMA-4), Steven Cornell;				
		L-77	Broughton, et al., The S-1 Project: Top-End Computer Systems for National Security Applications, October 24, 1985.				
		L-78	Convex Data Sheet C4/XA High Performance Programming Environment, Convex Computer Corporation.				
		`L.79	Bowers et al., "Development of a Low-C System," Hewlett-Packard J. Apr. 1995		user Business Server		
		L-80	Mick Bass et al., "The PA 7100LC Micr Competitive Environment Hewlett-Pack		Design Decisions in a		
		L-81	Mick Bass, et. al. "Design Methodologic Journal April 1995 p. 23-35.	es for the PA 7100LC Micropr	ocessor", Hewlett Packard		
		L-82	Wang, Chin-Liang, "Bit-Level Systolic Transactions on Computers, Vol. 43, No.		in GF (2Am)," IEEE		
		L-83	Markstein, P.W., "Computation of Elem Processor," IBM J. Res. Develop., Vol.				
		L-84	Donovan, Walt, et al., "Pixel Processing in a Memory Controller," IEEE Computer Graphics and Applications, January, 1995 p. 51-61.				
		L-85	Ware et al., 64 Bit Monolithic Floating I Vol. Sc-17, No. 5, October 1982, pp. 89		l Of Solid-state Circuits,		
1/-	57	L-86	Hwang, "Advanced Computer Architect at 475, p. 898-907.	ure: Parallelism, Scalability, F	rogrammability" (1 993)		
		ler	EXAMINER	4/11/06 DATE (CONSIDERED		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFC	CIT	ATION DISCLOSURE ATION IN AN PPLICATION	ATTY. DOCKET NO. 043876-0158	SERIAL NO. 10/757,925			
			APPLICANT HANSEN, C., et al.				
	1	(PTO-1449)	FILING DATE January 16, 2004	GROUP 2183			
		OTHER ART (Including	g Author, Title, Date, Pertinent Pages, E	Etc.)			
EXAMINER'S INITIALS	CITE NO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.					
147	L-87	Hwang & Degroot, "Parallel Processing					
/	L-88	Nienhaus, Harry A., "A Fast Square Roc Techniques," IEEE Proceedings Southea		d Table Lookup			
	L-89	Eisig, David, et al., "The Design of a 64-171-178.	Bit Integer Multiplier/Divider	Unit," IEEE 1993 pp			
	L-90	Margulis, Neal, "i860 Microprocessor A	Margulis, Neal, "i860 Microprocessor Architecture," Intel Corporation 1990.				
	L-91	Intel Corporation, 3860 XP Microproces	sor Data Book" (May 1991).				
	L-92	(System)" January 1 994.	Hewlett-Packard, "HP 9000 Series 700 Workstations Technical Reference Manual Model 712 (System)" January 1 994.				
	L-93	Ruby Lee, et al., Pathlength Reduction Features in the PA-RISC Architecture Feb. 24-28, 1992 p. 129-135.					
	L-94	Kevin Wadleigh et al., High Performance FFT Algorithms for the Convex C4/XA Supercomputer, Poster, Conference on Supercomputing, Washington, D.C., Nov. 1994.					
	L-95	Fields, Scott, "Hunting for Wasted Computing Power: New Software for Computing Networks Puts Idle PC's to Work," Univ. of Wisconsin- Madison 1993 p. 1-8.					
	L-96	Litzkow et al., "Condor - A Hunter of Id	le Workstations," IEEE (1 988) p. 104-111.			
	L-97	Gregory Wilson, The History of the Development of Parallel Computing" http://ei.cs.vt.edu/-history/Parallel.html, p. 1-38.					
	I-98	Marsha Jovanovic and Kimberly Claffy, Computational Science: Advances Through Collaboration" "Network Behavior" San Diego Supercomputer Center 1993 Science Report, p.1- 11 [http://www.sdsc.edu/Publications/SR93/network_behavior.html].					
	L-99	National Science Foundation (NSF) [www.itrd.gov/pubs/blue94/section.4.2.html] 1994.					
	L-100	Intel Corporation, "Paragon User's Guid	e" (Oct. 1993).				
12	Turcotte, Louis H., "A Survey of Software Environments for Exploiting Networked Computing Resources" Engineering Research Center for Computational Field Simulation June 11, 1993, p. 1-150.						
	EXAMINER 4/11/06 DATE CONSIDERED						

*EXAMINER: Hillal if reference considered, whether or non-electron is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered, include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATION IN AN	ATTY. DOCKET NO. 043876-0158	SERIAL NO. 10/757,925	
				APPLICANT HANSEN, C., et al.		
		((PTO-1449)	FILING DATE January 16, 2004	GROUP 2183	
				Author, Title, Date, Pertinent Pages, E		
EXAMINER INITIALS	CI	ITE IO.	Include name of the author (in CAPITAL LETTERS), journal, serial, symposium, catalog, etc.), date, page published.	(s), volume-issue number(s), publisher,	city and/or country where	
145	7	102	Patterson, Barbara, "Motorola Announces First High Performance Single Board Computer Using Superscalar Chip" Motorola Computer Group, p. 1-3 [http://badabada.org/misc/mvme197_announce.txt].			
	L	103	Culler, David E., et al., "Analysis Of Mu Multiprogramming", Report No. UCBIC			
·	L-	104	James Laudon et al., "Architectural And Implementation Tradeoffs In The Design Of Multiple-Context Processors", CSL-TR-92-523, May 1992 p. 1-24.			
	L-1	105	Ide, et al., "A 320-MFLOPS CMOS Floating-point Processing Unit for Superscalar Processors," 28 IEEE Custom Integrated Circuits Conference, 1992, p. 30.2.1-30.2.4.			
	L-	106	High Speed DRAMs, Special Report, IE	EE Spectrum, vol. 29, no. 10,	October 1992.	
	L-	107	Moyer, Steven A., "Access Ordering Algorithms for a Multicopy Memory," IPC-TR-92-0 1 3, December 18, 1992.			
	L-	108	Moyer, Steven A., "Access Ordering and University of Virginia, April 5, 1993.	l Effective Memory Bandwidth	h," Ph.D. dissertation,	
	L-	109	"Hardware Support for Dynamic Access McKee, Computer Science Report No. C		me Design Options", Sally	
	L-	·110	McGee et al., "Design of a Processor Bus Interface ASIC for the Stream Memory Controller" p. 462-465.			
	L-	111	McKee et al., "Experimental Implementation of Dynamic Access Ordering," August 1, 1993, p. 1-10.			
	L-1	112`	McKee et al., Increasing Memory Bandwidth for Vector Computations, Technical Report CS-93-34 August 1, 1993, p.1-18.			
	L	113	Sally A. McKee et al., "Access Order and Memory-Conscious Cache Utilization" Computer Science Report No. CS-94- 10, March 1, 1994, p.1-17.			
145	7 1	114 7	McKee, et. al., "Bounds on Memory Bandwidth in Streamed Computations," Computer Science Report CS-95-32, March 1, 1995.			
Herry EXAMINER 4/11/0 (DATE CONSIDERED						

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with yext communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION			ATTY. DOCKET NO. 043876-0158	SERIAL NO. 10/757,925	
			APPLICANT HANSEN, C., et al.		
		(PTO-1449)	FILING DATE January 16, 2004	GROUP 2183	
		· ·	g Author, Title, Date, Pertinent Pages,		
EXAMINER'S INITIALS				itle of the item (book, magazine, city and/or country where	
#57	L-115	McKee, Sally A., "Maximizing Memory Bandwidth for Streamed Computations," A Dissertation Presented to the Faculty of the School of Engineering and Applied Science at the University of Virginia, May 1995.			
	L-116	A Systematic Approach to Optimizing and Verifying Synthesized High-Speed ASICs", Trevor Landon, et. Al., Computer Science Report No. CS-95-51, December 11, 1995.			
	L-117	"Control Data 6400/6500/ 6600 Computer Systems Reference Manuals" 1969 available at http://led-thelen.org/comp-hist/CDC-6600-R-M.html ("CDC 6600 Manuals").			
	L-118	"Where now for Media processors?", Nick Flaherty, Electronics Times, August 24, 1998.			
	L-119	George H. Barnes et al., The ILLIAC IV Computer ¹ , ¹ IEEE Trans., C-17 vol. 8, pp. 746-757, August 1968.			
	L-120	J.E. Thornton, Design of a Computer - T	he Control Data 6600 (1970)		
	L-121	Gerry Kane, PA-RISC 2.0 Architecture" 13-182734-0, p. 6-1—6-26.	, Chp. 6 Instruction Set Overv	iew, Prentice Hall isbn 0-	
	L-122	Cosoroaba, A.B., "Synchronous DRAM Microelectronics, Southcod95 May 709		ry system design," Fujitsu	
	L-123	Intel 450KX/GX PCIset, Inetel Corporate	tion, 1996		
	L-124	Baland, Granito, Marcotte, Messina, Smith, "The IBM System 1360 Model 91: Storage System" IBM System Journal, January, 1967, pp. 54-68.			
	L-125	File History of U.S. Patent Application No. 08/340,740 (filed November 16, 1994).			
	L-126	File history of U.S. Patent Application No. 07/663,314 (filed March 1, 1991).			
	L-127	S.S. Reddi et. al. "A Conceptual Framework for Computer Architecture" Computing Surveys,. Vol. 8, No. 2, June 1976.			
11-7	Yulun Wang, et al, "The 3DP: A processor Architecture for Three-Dimensional Applications, January 1992, p. 25-36.			nensional Applications,	
Jens Examiner 4/11/0 Bate considered					

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with dext communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

INFORMATION DISCLOSURE CITATION IN AN APPLICATION		ATTY. DOCKET NO. 043876-0158	SERIAL NO. 10/757,925		
			APPLICANT HANSEN, C., et al.		
	((PTO-1449)	FILING DATE January 16, 2004	GROUP 2183	
			g Author, Title, Date, Pertinent Pages, E		
EXAMINER'S INITIALS					
127	L-129	Technology (RamLink)", 1995, pp.1-104	4, IEEE.		
1	L-130	Gerry Kane and Joe Heinrich, "MIPS RI Simon & Shuster Company, Upper Sadd	lle River New Jersey.		
	L-131	CATHY MAY et al. "The Power PC Architecture: A Specification For A New Family of Risc Processors" Second Edition May 1994, pp. 1—518, Morgan Kaufmann Publishers, Inc. San Francisco CA, IBM International Business Machines, Inc.			
	L-132	"IEEE Standard for Scalable Coherent Interface (SCI)", Published by the Institute of Electrical and Electronics Engineers, Inc. August 2, 2003, pp. 1-248.			
	L-133	DON TOLMIE and Don Flanagan, "HIPPI: It's Not Just for Supercomputers Anymore" Data Communications published May 8, 1995.			
	L-136	IEEE Draft Standard for "High-Bandwidth Memory Interface Based on SCI Signaling Technology (RamLink)", IEEE Standards Department, Draft 1.25 IEEE P1596.4-199X May 1995.			
	L-137	JOE HEINRICH, "MIPS R4000 Microp Technologies, Inc. pp. 1-754.	rocessor User's Manual Secon	d Edition"1994 MIPS	
	L-138	Litigation proceedings in the matter of Microunity Systems Engineering, Inc. v. Dell, Inc. et al., Corrected Preliminary Invalidity Contentions and Exhibits, filed January 12, 2005, Civil Action No. 2:04-CV-120(TJW), U.S. District Court for the Eastern District of Texas Marshall Division.			
	L-139.	Ang, StarT Next Generation: Integrating of the ISCA 1992.	Global Caches and Dataflow	Architecture, Proceedings	
	L-140	Saturn Architecture Specification, publis	shed April 29, 1993.		
	L-141	C4/XA Architecture Overview, Convex Technical Marketing presentation dated November 11, 1993 and February 4, 1994.			
	L-142	Convex 3400 Supercomputer System Overview, published July 24, 1991.			
	L-143	Giloi, Parallel Programming Models and IEEE Proceedings published September		arallel Architectures,	
	L-144	PCT International Search Report and Wi PCT/US04/22126		, 2005, corresponding to	
12	L-145	Supplementary European Search Report dated March 18, 2005, corresponding to Application No. 96928129.4			
EXAMINER 4/11/24 DATE CONSIDERED					

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.